View K9D1G08V0MA-SSB0_134484.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
Document Title 64MB & 128MB SmartMediaTM Card Revision History
Revision No
0.0 0.1
SmartMediaTM
History
Initial issue 1. Changed DC characteristics Parameter Operating Current Sequential Read Program Erase Min Typ 10 10 10 Max 20->30 20->30 20->30 mA Unit
Draft Date
Mar. 30th 2001 Apr. 7th 2001
Remark
Preliminary
2. Added tDBSY parameter 3. Removed Copy-Back program command 4. Changed AC characteristics Parameter ALE to RE Delay ( ID read ) Symbol tAR1 Min 100->10 Max Unit ns
0.2
1.Powerup sequence is added Recovery time of minimum 1s is required before internal circuit gets ready for any command sequences
~ 2.5V
Sep. 7th 2001
~ 2.5V
VCC High
WP
1s WE
2. AC parameter tCLR(CLE to RE Delay, min 50ns) is added. 3. Changed AC characteristics (Before) Parameter ALE to RE Delay (ID read) ALE to RE Delay (Read RE Low to Status Output CE Low to Status Output RE access time(Read ID) Symbol tAR1 tAR2 tRSTO tCSTO tREADID Min 100 100 Max 35 45 35 ns Unit
Note : For more detailed features and specifications including FAQ, please refer to Samsung' Flash web site. s http://www.samsung.com/Products/Semiconductor/Flash/TechnicalInfo/datasheets. The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near your office.
1
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
Revision History
Revision No History
- AC characteristics (After) . Deleted tRSTO, tCSTO and tREADID / Added tCLR, tCEA Parameter ALE to RE Delay (ID read) ALE to RE Delay (Read cycle) CLE to RE Delay CE Access Time Symbol tAR1 tAR2 tCLR tCEA Min 50 50 10 45 Max ns Unit
SmartMediaTM
Draft Date
Sep. 7th 2001
Remark
Final
CLE
tCR
CE WE
tAR
ALE RE
tREA
I/O0~7
90h
00h Address. 1cycle
ECh Maker code
CLE
tCEA
CE WE
tAR
ALE RE I/O0~7
tWHR tREA
90h 00h Address. 1cycle ECh Maker code
Note : For more detailed features and specifications including FAQ, please refer to Samsung Flash web site. http://www.samsung.com/Products/Semiconductor/Flash/TechnicalInfo/datasheets.htm The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near your office.
2
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
Revision History
Revision No History
tCLS
CLE
SmartMediaTM
Draft Date
tCLS tCLH tCS
Remark
CE
tWP
WE
tCH tCSTO tWHR tCHZ
RE
tDS
tDH tIR
tRSTO tRHZ
Status Output
I/O0~7
70h
tCLS
CLE
tCLS tCLH tCS
CE
tWP
WE
tCH tCEA tWHR tCHZ
RE
tDH tDS
I/O0~7 70h
tIR
tREA tRHZ
Status Output
0.3
1. Eliminated the duplicated AC parameter. - AC characteristics (Before) . Replaced tAR1,tAR2 with tAR Parameter ALE to RE Delay (ID read) ALE to RE Delay (Read cycle) CLE to RE Delay CE Access Time - AC characteristics (After) Parameter ALE to RE Delay CLE to RE Delay CE Access Time Symbol tAR tCLR tCEA Min 10 10 45 Max ns Unit Symbol tAR1 tAR2 tCLR tCEA Min 50 50 10 45 Max ns Unit
Feb. 9th 2002
Final
The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near your office.
3
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
64MB & 128MB SmartMediaTM Card
FEATURES
*Single 2.7V~3.6V Supply *Organization - Memory Cell Array : - K9S1208V0X: (64M + 2,048K)bit x 8bit - K9D1G08V0X: (128M + 4,096K)bit x 8bit - Data Register : (512 + 16)bit x8bit *Automatic Program and Erase - Page Program : (512 + 16)Byte * Multi Page Program : 2K Bytes - Block Erase : (16K + 512)Byte *528-Byte Page Read Operation - Random Access : 12s(Max.) - Serial Page Access : 50ns(Min.) *Fast Write Cycle Time - Program Time : 200s(Typ.) - Block Erase Time : 2ms(Typ.) *Command/Address/Data Multiplexed I/O Port *Hardware Data Protection - Program/Erase Lockout During Power Transitions *Reliable CMOS Floating-Gate Technology - Endurance : 100K Program/Erase Cycles - Data Retention : 10 Years *Command Register Operation *22pad SmartMedia TM(SSFDC) *Unique ID for Copyright Protection
SmartMediaTM
GENERAL DESCRIPTION
Using Nand flash memory, SmartMedia provides the most costeffective solution for the solid state mass storage market. A program operation is implemented by the single page of 528 bytes in typical 200s and an erase operation is done by the single block of 16K bytes in typical 2ms. Data in the page can be read out at 50ns cycle time per byte. The I/O pins serve as the ports for address and data input/output as well as command inputs. The on-chip write controller automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. Even the write-intensive systems can take advantage of the K9D1G08V0X, K9S1208V0Xs extended reliability of 100K program/erase cycles by providing ECC(Error Correcting Code) with real time mapping-out algorithm. SmartMedia is an optimum solution for large nonvolatile storage applications such as solid state file storage, digital voice recorder, digital still camera and other portable applications requiring non-volatility.
SmartMediaTM CARD(SSFDC)
PIN DESCRIPTION
Pin Name I/O0 ~ I/O7 Pin Function Data Input/Outputs Command Latch Enable Address Latch Enable Chip Enable Read Enable Write Enable Write Protect Low Voltage Detect Ground Ready/Busy output Power Ground No Connection
22 VCC 21 CE 20 RE 19 R/B 18 GND 17 LVD 16 I/O7 15 I/O6 14 I/O5 13 I/O4 12 VCC
12
22
1 2 3 4 5
VSS CLE ALE WE WP I/O0 I/O1 I/O2 I/O3
CLE ALE CE RE WE WP LVD GND R/B VCC
11
1
6 7 8 9
ID 128MB
10 VSS 11 VSS
22 PAD
SmartMediaTM
VSS N.C
NOTE : Connect all VCC and VSS pins of each device to common power supply outputs and do not leave VCC or VSS disconnected. The pin 17(LVD) is used to detect 5V or 3.3V product electrically. Please, refer to the SmartMedia Application note for detail.
4
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
Figure 1. FUNCTIONAL BLOCK DIAGRAM
SmartMediaTM
VCC VSS A9 - A26
A25: K9S1208V0X A26: K9D1G08V0X X-Buffers Latches & Decoders Y-Buffers Latches & Decoders K9S1208V0X : 512M + 16M Bit K9D1G08V0X : 1,024M + 32M Bit NAND Flash ARRAY K9S1208V0X : (512+16)Byte x 131,072 K9D1G08V0X : (512+16)Byte x 262,144 Page Register & S/A
A0 - A7
A8
Command Command Register
Y-Gating
I/O Buffers & Latches
VCC VSS I/0 0 I/0 7
CE RE WE
Control Logic & High Voltage Generator
Global Buffers
Output Driver
CLE ALE WP
5
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
Figure 2. ARRAY ORGANIZATION
SmartMediaTM
Pages K9D1G08V0X : 256K Pages(=8,192 Blocks) K9S1208V0X : 128K Pages(=4,096 Blocks)
1st half Page Register (=256 Bytes) 2nd half Page Register (=256 Bytes)
8 bit 512B Byte 16 Byte
Page Register
512 Byte 16 Byte
I/O 0 ~ I/O 7
ARRAY ORGANIZATION
1 Page K9D1G08V0X K9S1208V0X 528 Byte 528 Byte 1 Block 528 Byte x 32 Pages 528 Byte x 32 Pages 1 Device 528Byte x 32Pages x 8,192 Blocks 528Byte x 32Pages x 4,096 Blocks
NOTE : Column Address : Starting Address of the Register.
I/O 0 1st Cycle 2nd Cycle 3rd Cycle 4th Cycle A0 A9 A17 A25
I/O 1 A1 A10 A18 A26
I/O 2 A2 A11 A19 *L
I/O 3 A3 A12 A20 *L
I/O 4 A4 A13 A21 *L
I/O 5 A5 A14 A22 *L
I/O 6 A6 A15 A23 *L
I/O 7 A7 A16 A24 *L Column Address Row Address (Page Address)
00h Command (Read) : Defines the starting address of the 1st half of the register. 01h Command (Read) : Defines the starting address of the 2nd half of the register. A25: K9S1208V0X should be designated up to A25, address A26 must be set to "Low". A26: K9D1G08V0X should be designated up to A26. * A8 is set to "Low" or "High" by the 00h or 01h Command. * "L" must be set to "Low". * The device ignores any additional input of address cycles than required.
6
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
Product Introduction
SmartMediaTM
The SmartMeida has the memory organization as following Table1. Spare sixteen columns are located from column address of 512 to 527. A 528-byte data register is connected to memory cell arrays and is accommodating data-transfer between the I/O buffers and memory cell arrays during page read and page program operations. The memory array is made up of 16 cells that are serially connected to form a NAND structure. Each of the 16 cells resides in a different page. A block consists of the 32 pages formed by two 16 cell memory array. The array organization is shown in Figure 2. The program and the read operations are executed on a page basis, while the erase operation is executed on a block basis. The SmartMedia has addresses multiplexed into 8 I/O's. This scheme dramatically reduces pin counts and allows system upgrade to future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing WE to low while CE is low. Data is latched on the rising edge of WE. Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. The 128M byte and 64M byte physical space requires 26 and 25 addresses, thereby requiring four cycles for byte-level addressing; column address, row address, in that order. Page Read and Page Program need the same four address cycles following the required command input. In Block Erase operation, however, only the three row address cycles are used. Device operations are selected by writing specific commands into the command register. Table 2 defines the specific commands of the SmarMedia. The device provides simultaneous program/erase capability up to four pages/blocks. By dividing the memory array into eight 128Mbit separate planes, simultaneous multi-plane operation dramatically increases program/erase performance by 4X while still maintaining the conventional 512 byte structure. The extended pass/fail status for multi-plane program/erase allows system software to quickly identify the failing page/block out of selected multiple pages/blocks. Usage of multi-plane operations will be described further throughout this document.
Table 1. MEMORY ORGANIZATION
Memory Organization K9S1208V0X K9D1G08V0X 528Mbit (553,648,218 bit) 1,056M bit (1,107,296,436 bit) Number of rows(Pages) 131,072 rows 262,144 rows Number of columns 528 columns 528 columns
Table2. Command Sets
Function Read 1 Read 2 Read ID Reset Page Program (True) Page Program (Dummy) Page Program (Multi Block Program) Block Erase Multi-Plane Block Erase Read Status Read Multi-Plane Status 1st. Cycle 00h/01h 50h 90h FFh 80h 80h 80h 60h 60h---60h 70h 71h
(2) (1)
2nd. Cycle 10h 11h 15h D0h D0h -
3rd. Cycle -
Acceptable Command during
O
O O
NOTE : 1. The 00h command defines starting address of the 1st half of registers.The 01h command defines starting address of the 2nd half of registers. After data access on the 2nd half of register by the 01h command, the address pointer is automatically moved to the 1st half register(00h) on the next cycle. 2. Any undefind commands are prohibited, which are not mentioned above command set table.
7
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
Figure 3. Memory Array Map
SmartMediaTM
K9D1G08V0X-SSBO The device is arranged in eight 128Mbit memory planes. Each plane contains 1,024 blocks and 528 byte page registers. This allows it to perform simultaneous page program and block erase by selecting one page or block from each plane. The block address map is configured so that multi-plane program/erase operations can be executed for every four sequential blocks by dividing the memory array into plane 0~3 or plane 4~7 separately. For example, multi-plane program/erase operations into plane 2,3,4 and 5 are prohibited.
Plane 0 (1024 Block) Block 0 Page 0 Page 1 Page 30 Page 31 Block 4092 Page 0 Page 1 Page 30 Page 31 528byte Page Registers Plane 1 (1024 Block) Block 1 Page 0 Page 1 Page 30 Page 31 Block 4093 Page 0 Page 1 Page 30 Page 31 528byte Page Registers Plane 2 (1024 Block) Block 2 Page 0 Page 1 Page 30 Page 31 Block 4094 Page 0 Page 1 Page 30 Page 31 528byte Page Registers Plane 3 (1024 Block) Block 3 Page 0 Page 1 Page 30 Page 31 Block 4095 Page 0 Page 1 Page 30 Page 31 528byte Page Registers
Plane 0 (1024 Block) Block 0 Page 0 Page 1 Page 30 Page 31 Block 4092 Page 0 Page 1 Page 30 Page 31 528byte Page Registers
Plane 1 (1024 Block) Block 1 Page 0 Page 1 Page 30 Page 31 Block 4093 Page 0 Page 1 Page 30 Page 31 528byte Page Registers
Plane 2 (1024 Block) Block 2 Page 0 Page 1 Page 30 Page 31 Block 4094 Page 0 Page 1 Page 30 Page 31 528byte Page Registers
Plane 3 (1024 Block) Block 3 Page 0 Page 1 Page 30 Page 31 Block 4095 Page 0 Page 1 Page 30 Page 31 528byte Page Registers
* K9S1208V0X-SSBO The device is arranged in four 128Mbit memory planes. Each plane contains 1,024 blocks and 528 byte page registers. This allows it to perform simultaneous page program and block erase by selecting one page or block from each plane. The block address map is configured so that multi-plane program/erase operations can be executed for every four sequential blocks.
Plane 0 (1024 Block) Block 0 Page 0 Page 1 Page 30 Page 31 Block 4092 Page 0 Page 1 Page 30 Page 31 528byte Page Registers Plane 1 (1024 Block) Block 1 Page 0 Page 1 Page 30 Page 31 Block 4093 Page 0 Page 1 Page 30 Page 31 528byte Page Registers Plane 2 (1024 Block) Block 2 Page 0 Page 1 Page 30 Page 31 Block 4094 Page 0 Page 1 Page 30 Page 31 528byte Page Registers Plane 3 (1024 Block) Block 3 Page 0 Page 1 Page 30 Page 31 Block 4095 Page 0 Page 1 Page 30 Page 31 528byte Page Registers
8
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
PIN DESCRIPTION
Command Latch Enable(CLE)
SmartMediaTM
The CLE input controls the path activation for commands sent to the command register. When active high, commands are latched into the command register through the I/O ports on the rising edge of the WE signal.
Address Latch Enable(ALE)
The ALE input controls the activating path for address to the internal address registers. Addresses are latched on the rising edge of WE with ALE high.
Chip Enable(CE)
The CE input is the device selection control. When CE goes high during a read operation the device is returned to standby mode. However, when the device is in the busy state during program or erase, CE high is ignored and does not return the device to standby mode.
Write Enable(WE)
The WE input controls writing to the I/O port. Commands, address and data are latched on the rising edge of the WE pulse.
Read Enable(RE)
The RE input is the serial data-out control, and when active drives the data onto the I/O bus.
I/O Port : I/O 0 ~ I/O 7
The I/O pins are used to input command, address and data, and to output data during read operations. The I/O pins float to high-z when the chip is deselected or when the outputs are disabled.
Write Protect(WP)
The WP pin provides inadvertent write/erase protection during power transitions. The internal high voltage generator is reset when the WP pin is active low.
Ready/Busy(R/B)
The R/B output indicates the status of the device operation. When low, it indicates that a program, erase or random read operation is in process and returns to high state upon completion. It is an open drain output and does not float to high-z condition when the chip is deselected or when outputs are disabled.
Low Voltage Detect(LVD)
The LVD is used to detect the proper supply voltage electrically. By connecting this pin to Vss through a pull-down resister, it is possible to distinguish 3.3V product from 5V product. When 3.3V is applied as Vcc to pins 12 and 22, a ' High' level can be detected on the system side if the device is a 3.3V product, and ' Low'level for 5V product.
9
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
ABSOLUTE MAXIMUM RATINGS
Parameter Voltage on any pin relative to VSS Temperature Under Bias Storage Temperature Symbol VIN VCC TBIAS TSTG Rating -0.6 to + 4.6 -0.6 to + 4.6 -10 to +65 -20 to +65
SmartMediaTM
Unit V C C
NOTE : 1. Minimum DC voltage is -0.3V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns. Maximum DC voltage on input/output pins is VCC+0.3V which, during transitions, may overshoot to VCC+2.0V for periods <20ns. 2. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
RECOMMENDED OPERATING CONDITIONS
(Voltage reference to GND, TA=0 to 55C)
Parameter Supply Voltage Supply Voltage Symbol VCC VSS Min 2.7 0 Typ. 3.3 0 Max 3.6 0 Unit V V
DC AND OPERATING CHARACTERISTICS(Recommended operating conditions otherwise noted.)
Parameter Operating Current Sequential Read Program Erase Stand-by Current(TTL) Stand-by Current(CMOS) Input Leakage Current Output Leakage Current Input High Voltage, All inputs Input Low Voltage, All inputs Output High Voltage Level Output Low Voltage Level Output Low Current(R/B) Symbol ICC1 ICC2 ICC3 ISB1 ISB2 ILI ILO VIH VIL VOH VOL IOL(R/B) IOH=-400A IOL=2.1mA VOL=0.4V Test Conditions tRC=50ns, CE=VIL, IOUT=0mA CE=VIH, WP=0V/VCC CE=VCC-0.2, WP=0V/VCC VIN=0 to 3.6V VOUT=0 to 3.6V Min 2.0 -0.3 2.4 8 Typ 10 10 10 10 10 Max 30 30 mA 30 1 50 10 10 VCC+0.3 0.8 0.4 mA V A Unit
10
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
VALID BLOCK
Parameter Valid Block Number K9D1G08V0X K9S1208V0X Symbol NVB NVB Min 8,052 4,026 Typ. -
SmartMediaTM
Max 8,192 4,096
Unit Blocks Blocks
1. The K9D1G08V0X, K9S1208V0X may include invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits. Do not erase or program factory-market bad blocks. Refer to the attached technical notes for an appropriate management of invalid blocks. 2. Per the specification of the physical format version 1.2 by SSFDC forum, minimum 1,000 vaild blocks are guaranteed for each 16MB memory space.
AC TEST CONDITION
(TA=0 to 55C, VCC=2.7V~3.6V unless otherwise noted)
Parameter Input Pulse Levels Input Rise and Fall Times Input and Output Timing Levels Output Load (3.0V +/-10%) Output Load (3.3V +/-10%) Value 0.4V to 2.4V 5ns 1.5V 1 TTL GATE and CL=50pF 1 TTL GATE and CL=100pF
CAPACITANCE(TA=25C, VCC=3.3V, f=1.0MHz)
Item Input/Output Capacitance Input Capacitance Symbol CI/O CIN Test Condition VIL=0V VIN=0V Min Max K9D1G08V0X 20 20 K9S1208V0X 10 10 Unit pF pF
NOTE : Capacitance is periodically sampled and not 100% tested.
MODE SELECTION
CLE H L H L L L X X X X X ALE L H L H L L X X X X
(1)
CE L L L L L L L X X X H
WE
RE H H H H H
WP X X H H H X Data Input Write Mode Read Mode
Mode Command Input Address Input(4clock) Command Input Address Input(4clock)
H X X X X X X X X X X
sequential Read & Data Output During Read(Busy) During Program(Busy) During Erase(Busy) Write Protect Stand-by
X H H L 0V/VCC(2)
X
NOTE : 1. X can be VIL or VIH. 2. WP should be biased to CMOS high or CMOS low for standby.
11
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
Program / Erase Characteristics
Parameter Program Time Dummy Busy Time for Multi Plane Program Number of Partial Program Cycles in the Same Page Block Erase Time Main Array Spare Array Symbol tPROG tDBSY Nop tBERS Min Typ 200 1 2
SmartMediaTM
Max 500 10 1 2 3 Unit s s cycle cycles ms
AC Timing Characteristics for Command / Address / Data Input
Parameter CLE setup Time CLE Hold Time CE setup Time CE Hold Time WE Pulse Width ALE setup Time ALE Hold Time Data setup Time Data Hold Time Write Cycle Time WE High Hold Time Symbol tCLS tCLH tCS tCH tWP tALS tALH tDS tDH tWC tWH Min 0 10 0 10 25
(1)
Max -
Unit ns ns ns ns ns ns ns ns ns ns ns
0 10 20 10 50 15
NOTE : 1. If tCS is set less than 10ns, tWP must be minimum 35ns, otherwise, tWP may be minimum 25ns.
AC Characteristics for Operation
Parameter Data Transfer from Cell to Register CLE to RE Delay ALE to RE Delay Ready to RE Low RE Pulse Width WE High to Busy Read Cycle Time RE Access Time RE High to Output Hi-Z CE High to Output Hi-Z RE High Hold Time Output Hi-Z to RE Low Last RE High to Busy(at sequential read) CE High to Ready(in case of interception by CE at read) CE High Hold Time(at the last serial read)(2) WE High to RE Low Device Resetting Time(Read/Program/Erase) Symbol tR tCLR tAR tRR tRP tWB tRC tREA tRHZ tCHZ tREH tIR tRB tCRY tCEH tWHR tRST Min 10 10 20 30 50 15 15 0 100 60 Max 10 100 35 30 20 100 50 +tr(R/B) 5/10/500(3)
(1)
Unit s ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns s
NOTE : 1. The time to Ready depends on the value of the pull-up resistor tied R/B pin. 2. To break the sequential read cycle, CE must be held high for longer time than tCEH. 3. If reset command(FFh) is written at Ready state, the device goes into Busy for maximum 5us.
12
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
SmartMedia Technical Notes
Invalid Block(s)
SmartMediaTM
Invalid blocks are defined as blocks that contain one or more invalid bits whose reliability is not guaranteed by Samsung. The information regarding the invalid block(s) is so called as the invalid block information. An invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the invalid block(s) via address mapping.
Identifying Invalid Block(s)
SSFDC Forum specifies the logical format and physical format to ensure compatibility of SmartMedia. Samsung pre-formats SmartMedia in the Forum-compliant format prior to shipping. The physical format standard by SSFDC Forum specifies that invalid block information is written at the 6th byte of spare area in invalid blocks with two or more "0" bits, while valid blocks are erased(FFh). Since the invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased. Therefore, the system must be able to recognize the invalid block(s) based on the original invalid block information and create the invalid block table via the following suggested flow chart(Figure 4). Any intentional erasure of the original invalid block information is prohibited.
Start
Set Block Address = 0
Increment Block Address
Create (or update) Invalid Block(s) Table
No
*
Check "FFh" ? Yes
Check "FFh" at the column address 517 of the first page in the block
No
Last Block ?
Yes
End
Figure 4. Flow chart to create invalid block table.
13
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
SmartMedia Technical Notes (Continued)
Error in write or read operation
SmartMediaTM
Over its life time, the additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the actual data.The following possible failure modes should be considered to implement a highly reliable system. In the case of status read failure after erase or program, block replacement should be done. Because program status fail during a page program does not affect the data of the other pages in the same block, block replacement can be executed with a page-sized buffer by finding an erased empty block and reprogramming the current target data and copying the rest of the replaced block. To improve the efficiency of memory space, it is recommended that the read or verification failure due to single bit error be reclaimed by ECC without any block replacement. The said additional block failure rate does not include those reclaimed blocks.
Failure Mode Erase Failure Write Program Failure Single Bit Failure
Detection and Countermeasure sequence Status Read after Erase --> Block Replacement Status Read after Program --> Block Replacement Read back ( Verify after Program) --> Block Replacement or ECC Correction Verify ECC -> ECC Correction
Read
ECC
: Error Correcting Code --> Hamming Code etc. Example) 1bit correction & 2bit detection
Program Flow Chart
If ECC is used, this verification operation is not needed. Start Write 00h
Write 80h
Write Address
Write Address
Write Data
Wait for tR Time
Write 10h
Verify Data
No
*
Program Error
Read Status Register
Yes Program Completed
I/O 6 = 1 ? or R/B = 1 ? Yes No I/O 0 = 0 ?
No
*
*
Program Error
: If program operation results in an error, map out the block including the page in error and copy the target data to another block.
Yes
14
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
SmartMedia Technical Notes (Continued)
Erase Flow Chart
Start Write 60h Write Block Address Write D0h Read Status Register
SmartMediaTM
Read Flow Chart
Start Write 00h Write Address Read Data ECC Generation
I/O 6 = 1 ? or R/B = 1 ? Yes No I/O 0 = 0 ? Yes Erase Completed
No
Reclaim the Error
No
Verify ECC Yes Page Read Completed
*
Erase Error
*
: If erase operation results in an error, map out the failing block and replace it with another block.
Block Replacement
1st (n-1)th nth (page)
{ {
Block A 2
1st (n-1)th nth (page)
* Step1 When an error happens in the nth page of the Block ' during the program operation. A' * Step2 Copy the nth page data of the Block ' in the buffer memory to the nth page of another free block. (Block ' ) A' B' * Step3 Then, copy the data in the 1st ~ (n-1)th page of the Block ' to the same location of the Block ' . A' B' * Step4 Do not erase or program to Block ' by creating an ' A' invalid Block'table or using other appropriate scheme.

Buffer memory of the controller. Block B 1
15
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
Pointer Operation of K9D1G08V0X, K9S1208V0X
SmartMediaTM
Samsung NAND Flash has three address pointer commands as a substitute for the two most significant column addresses. ' 00h' command sets the pointer to ' area(0~255byte), ' A' 01h'command sets the pointer to ' area(256~511byte), and ' B' 50h'command sets the pointer to ' area(512~527byte). With these commands, the starting column address can be set to any of a whole C' page(0~527byte). ' 00h'or ' 50h'is sustained until another address pointer command is inputted. ' 01h'command, however, is effective only for one operation. After any operation of Read, Program, Erase, Reset, Power_Up is executed once with ' 01h' command, the address pointer returns to ' area by itself. To program data starting from ' or ' area, ' A' A' C' 00h' or ' 50h' command must be inputted before ' 80h' command is written. A complete read operation prior to ' 80h' command is not necessary. To program data starting from ' area, ' B' 01h'command must be inputted right before ' 80h'command is written.
Destination of the pointer
Command 00h 01h 50h Pointer position 0 ~ 255 byte 256 ~ 511 byte 512 ~ 527 byte Area 1st half array(A) 2nd half array(B) spare array(C)
"A" area (00h plane) 256 Byte
"B" area (01h plane) 256 Byte
"C" area (50h plane) 16 Byte
"A"
"B"
"C" Internal Page Register
Pointer select commnad (00h, 01h, 50h)
Pointer
Figure 5. Block Diagram of Pointer Operation
(1) Command input sequence for programming ' area A'
The address pointer is set to ' area(0~255), and sustained A' Address / Data input 00h 80h 10h 00h 80h Address / Data input 10h
' ,' ,' area can be programmed. A' B' C' It depends on how many data are inputted.
' 00h'command can be omitted.
(2) Command input sequence for programming ' area B'
The address pointer is set to ' area(256~512), and will be reset to B' ' area after every program operation is executed. A' Address / Data input 01h 80h 10h 01h 80h Address / Data input 10h
' , ' area can be programmed. B' C' It depends on how many data are inputted.
' 01h'command must be rewritten before every program operation
(3) Command input sequence for programming ' area C'
The address pointer is set to ' area(512~527), and sustained C' Address / Data input 50h 80h 10h 50h 80h Address / Data input 10h
Only ' area can be programmed. C'
' 50h'command can be omitted.
16
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
System Interface Using CE don' t-care.
SmartMediaTM
For an easier system interface, CE may be inactive during the data-loading or sequential read as shown below. The internal 528byte page registers are utilized as separate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of u-seconds, de-activating CE during the data-loading and reading would provide significant savings in power consumption.
Figure 6. Program Operation with CE don' t-care.
CLE
CE don' t-care
CE
WE ALE
I/O0~7
80h
Start Add.(4Cycle)
Data Input
Data Input
10h
tCS CE
tCH CE
tCEA
tREA tWP WE I/O0~7 out RE
Figure 7. Read Operation with CE don' t-care.
CLE
CE don' t-care Must be held low during tR.
CE
RE ALE R/B tR
WE I/O0~7
00h
Start Add.(4Cycle)
Data output (Sequential)
17
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
Command Latch Cycle
SmartMediaTM
CLE tCLS tCS CE tCLH tCH
tWP WE
tALS ALE tDS I/O0~7
tALH
tDH
Command
Address Latch Cycle
tCLS CLE
tCS CE
tWC
tWC
tWC
tWP WE tALS ALE tDS I/O0~7 tDH tWH tALH tALS
tWP tWH tALH tALS
tWP tWH tALH tALS
tWP tALH
tDS
tDH
tDS
tDH
tDS
tDH
A0~A7
A9~A16
A17~A24
A25,A26
A25: K9S1208V0X A26: K9D1G08V0X
18
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
Input Data Latch Cycle
tCLH CLE
SmartMediaTM
tCH CE
tALS ALE
tWC
tWP WE tDS I/O0~7 tWH tDH
tWP
tDH
tWP tDH
tDS
tDS
DIN 0 DIN 1 DIN 511
Serial Access Cycle after Read (CLE=L, WE=H, ALE=L)
tRC tREH RE tREA tRP
CE
tRHZ tRHZ I/O0~7 tRR R/B Dout
tREA
tREA
tCHZ
Dout
Dout
NOTES : Transition is measured 200mV from steady state voltage with load. This parameter is sampled and not 100% tested.
19
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
Status Read Cycle
tCLR CLE tCLS tCS CE tCH tWP WE tWHR RE tDS I/O0~7 70h tDH tIR tREA tCEA tCLH
SmartMediaTM
tCHZ
tRHZ Status Output
READ1 OPERATION(READ ONE PAGE)
CLE tCEH CE tWC WE tWB tAR ALE tR RE tRR I/O0~7
00h or 01h A0 ~ A7 A9 ~ A16 A17 ~ A24 A25,A26 Dout N
tCHZ
tCRY
tRC
tRHZ
N+1
Dout N+2
Dout 527
Column Address
Page(Row) Address
A25: K9S1208V0X A26: K9D1G08V0X
tRB
R/B
Busy
20
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
READ1 OPERATION (INTERCEPTED BY CE)
CLE
SmartMediaTM
CE
WE tWB tAR ALE tR RE tRR I/O0~7
00h or 01h
tCHZ
tRC
A0 ~ A7
A9 ~ A16
A17 ~ A24
A25,A26
Dout N
Dout N+1
Dout N+2
Column Address
Page(Row) Address
A25: K9S1208V0X A26: K9D1G08V0X
R/B
Busy
READ2 OPERATION(READ ONE PAGE)
CLE
CE
WE tWB ALE
tR tAR tRR
RE
I/O0~7
50h
A0 ~ A7
A9 ~ A16 A17 ~ A24
A25,A26
Dout 511+M
Dout 527
R/B M Address
A25: K9S1208V0X A26: K9D1G08V0X
Selected Row
A0~A3 : Valid Address A4~A7 : Dont care 512 16 Start address M
21
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
SEQUENTIAL ROW READ OPERATION (WITHIN A BLOCK)
CLE
SmartMediaTM
CE
WE
ALE
RE
A25: K9S1208V0X A26: K9D1G08V0X
Dout N Dout N+1 Dout 527 Dout 0 Dout 1

Dout 527
I/O0~7
00h
A0 ~ A7 A9 ~ A16 A17 ~ A24 A25,A26
Ready R/B
M
Busy
Busy
M+1
N
Output
Output
PAGE PROGRAM OPERATION
CLE
CE
WE tWB ALE tPROG
RE
Din Din 10h N 527 1 up to 528 Byte Data Program Command Serial Input
I/O0~7
80h
A0 ~ A7 A9 ~ A16 A17 ~ A24 Page(Row) Address
A25,A26
tWC
tWC
tWC
70h Read Status Command
I/O0
Sequential Data Column Input Command Address
I/O0=0 Successful Program I/O0=1 Error in Program
R/B
A25: K9S1208V0X A26: K9D1G08V0X
22
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
BLOCK ERASE OPERATION (ERASE ONE BLOCK)
SmartMediaTM
CLE
CE tWC WE tWB ALE tBERS
RE
I/O0~7
60h
A9 ~ A16 A17 ~ A24 A25,A26 Page(Row) Address
DOh
70h
I/O 0
R/B
A25: K9S1208V0X A26: K9D1G08V0X Auto Block Erase Setup Command Erase Command
Busy
Read Status Command
I/O0=0 Successful Erase I/O0=1 Error in Erase
23
Multi-Plane Page Program Operation
CLE
CE
tWC
WE
tWB tDBSY tWB tPROG
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
ALE
RE
A25: K9S1208V0X A26: K9D1G08V0X A25: K9S1208V0X A26: K9D1G08V0X
I/O0~7
80h A0 ~ A7 A9 ~ A16 A17 ~ A24 A25,A26 11h Program 1 up to 528 Byte Data Command (Dummy) Serial Input
80h
A0 ~ A7 A9 ~ A16 A17 ~ A24 A25,A26
Din N Din N
Din 527
Din 527
71h 10h Program Confirm Command (True)
I/O
Sequential Data Input Command
Column Address
Page(Row) Address
Read Multi-Plane Status Command
Max. three times repeatable
Last Plane Input & Program
tDBSY :
typ. 1us max. 10us
Ex.) Four-Plane Page Program tDBSY tDBSY tDBSY tPROG
R/B
24
Address & Data Input 11h 80h A0 ~ A7 & A9 ~ A26 528 Byte Data
A25: K9S1208V0X A26: K9D1G08V0X
R/B
I/O0~7
80h
Address & Data Input A0 ~ A7 & A9 ~ A26 528 Byte Data
11h
80h
Address & Data Input A0 ~ A7 & A9 ~ A26 528 Byte Data
A25: K9S1208V0X A26: K9D1G08V0X
11h
80h
Address & Data Input A0 ~ A7 & A9 ~ A26 528 Byte Data
A25: K9S1208V0X A26: K9D1G08V0X
10h
71h
SmartMediaTM
A25: K9S1208V0X A26: K9D1G08V0X
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
Multi-Plane Block Erase Operation
SmartMediaTM
CLE
CE tWC WE tWB ALE tBERS
RE
A25: K9S1208V0X A26: K9D1G08V0X 60h A9 ~ A16 A17 ~ A24 A25,A26 Page(Row) Address DOh 71h I/O 0
I/O0~7
Block Erase Setup Command
Erase Confirm Command Read Multi-Plane Status Command
Max. 4 times repeatable
* For Multi-Plane Erase operation, Block address to be erased should be repeated before "D0H" command.
Ex.) Four-Plane Block Erase Operation R/B I/O0~7
Address A9 ~ A26 A25: K9S1208V0X A26: K9D1G08V0X 60h Address 60h Address 60h Address D0h
R/B
Busy
tBERS
71h
60h
25
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
Figure 8. Read ID Operation
tCLR CLE tCEA CE WE tAR ALE tREA RE I/O0~7
SmartMediaTM
90h
00h Address. 1cycle
ECh Maker code
79h
A5h
C0h
Device code UniqueID code Multi Plane code
K9S1208V0X : 76h K9D1G08V0X : 79h
90 ID : Access command = 90H
READ ID (1) 1 Byte 2nd Byte 3rd Byte 4th Byte
st
Value ECh 76h/79h A5h C0h
Description Maker Code Device Code Unique1D code Multiplane Support
NOTE : Device Code : K9S1208VOX(76h), KD1G08VOX(79h)
26
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
Device Operation
PAGE READ
SmartMediaTM
Upon initial device power up, the device defaults to Read1 mode. This operation is also initiated by writing 00h to the command register along with four address cycles. Once the command is latched, it does not need to be written for the following page read operation. Three types of operations are available : random read, sequential read and sequential row read. The random read mode is enabled when the page address is changed. The 528 bytes of data within the selected page are transferred to the data registers in less than 12s(tR). The system controller can detect the completion of this data transfer(tR) by analyzing the output of R/B pin. Once the data in a page is loaded into the registers, they may be read out in 50ns cycle time by pulsing RE sequentially. High to low transitions of the RE clock output the data starting from the selected column address up to the last column address. After the data of last column address is clocked out, the next page is automatically selected for sequential row read. Waiting 12s again allows reading the selected page. The sequential row read operation is terminated by bringing CE high. The way the Read1 and Read2 commands work is like a pointer set to either the main area or the spare area. The spare area of bytes 512 to 527 may be selectively accessed by writing the Read2 command. Addresses A0 to A3 set the starting address of the spare area while addresses A4 to A7 are ignored. Unless the operation is aborted, the page address is automatically incremented for sequential row read as in Read1 operation and spare sixteen bytes of each page may be sequentially read. The Read1 command(00h/01h) is needed to move the pointer back to the main area. Figures 9 to 12 show typical sequence and timings for each read operation.
Figure 9. Read1 Operation
CLE CE WE ALE tR R/B RE I/O0~7
00h Start Add.(4Cycle) A0 ~ A7 & A9 ~ A26 A25: K9S1208V0X A26: K9D1G08V0X (00h Command) 1st half array 2st half array (01h Command)* 1st half array 2st half array Data Output(Serial Access)
Data Field
Spare Field
Data Field
Spare Field
* After data access on 2nd half array by 01h command, the start pointer is automatically moved to 1st half array (00h) at next cycle.
27
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
Figure 10. Read2 Operation
CLE CE WE ALE R/B RE I/O0~7
50h Start Add.(4Cycle) A0 ~ A3 & A9 ~ A26 (A4 ~ A7 : Dont Care) A25: K9S1208V0X A26: K9D1G08V0X
1st half array 2nd half array
SmartMediaTM
tR
Data Output(Serial Access) Spare Field
Data Field
Spare Field
Figure 11. Sequential Row Read1 Operation
R/B I/O0 ~ 7
00h 01h Start Add.(4Cycle) A0 ~ A7 & A9 ~ A26
tR
tR
tR
Data Output 1st
Data Output 2nd (528 Byte) (01h Command)
1st half array 2nd half array
Data Output Nth (528 Byte)
A25: K9S1208V0X A26: K9D1G08V0X (00h Command)
2nd half array
1st half array
1st 2nd Nth
Block
1st 2nd Nth
Data Field
Spare Field
Data Field
Spare Field
The Sequential Read 1 and Read 2 operations are allowed only within a block and after the last page of a block is readout, the sequential read operation must be terminated by bringing CE high. When the page address moves onto the next block, read command and address must be given.
28
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
Figure 12. Sequential Row Read2 Operation
tR tR
SmartMediaTM
R/B I/O0~7
Start Add.(4Cycle) A0 ~ A3 & A9 ~ A26 (A4 ~ A7 : Dont Care)
tR
50h
Data Output 1st A25: K9S1208V0X A26: K9D1G08V0X
Data Output 2nd (16Byte)
Data Output Nth (16Byte)
1st Block Nth
Data Field
Spare Field
PAGE PROGRAM
The device is programmed basically on a page basis, but it does allow multiple partial page programing of a byte or consecutive bytes up to 528, in a single page program cycle. The number of consecutive partial page programming operation within the same page without an intervening erase operation must not exceed 1 for main array and 2 for spare array. However, it is advisable not to program more often than recommend. It might cause failures due to disturbance when it exceeds its limits. The failure mode could be that the data "1" of the erased cell might be changed into data"0"of the programmed cell. The addressing may be done in any random order in a block. A page program cycle consists of a serial data loading period in which up to 528 bytes of data may be loaded into the page register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell. Serial data loading can be started from 2nd half array by moving pointer. About the pointer operation, please refer to the attached technical notes. The serial data loading period begins by inputting the Serial Data Input command(80h), followed by the four cycle address input and then serial data loading. The bytes other than those to be programmed do not need to be loaded.The Page Program confirm command(10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the programming process. The internal write-state controller automatically executes the algorithms and timings necessary for program and verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command may be entered, with RE and CE low, to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B output, or the Status bit(I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit(I/O 0) may be checked(Figure 13). The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register.
Figure 13. Program & Read Status Operation
tPROG R/B I/O0~7
80h
Address & Data Input A0 ~ A7 & A9 ~ A26 528 Byte Data
10h A25: K9S1208V0X A26: K9D1G08V0X
70h
I/O0
Pass
Fail
29
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
BLOCK ERASE
SmartMediaTM
The Erase operation is done on a block(16K Byte) basis. Block address loading is accomplished in three cycles initiated by an Erase Setup command(60h). Only address A14 to (A25: K9S1208V0X, A26: K9D1G08V0X), is valid while A9 to A13 is ignored. The Erase Confirm command(D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions. At the rising edge of WE after the erase confirm command input, the internal write controller handles erase and erase-verify. When the erase operation is completed, the Write Status Bit(I/O 0) may be checked. Figure 14 details the sequence.
Figure 14. Block Erase Operation
R/B I/O0~7 tBERS
60h
Address Input(3Cycle) Block Add. : A9 ~ A26
D0h A25: K9S1208V0X A26: K9D1G08V0X
70h
I/O0
Pass
Fail
MULTI-PLANE PAGE PROGRAM INTO PLANE 0~3 OR PLANE 4~7
Multi-Plane Page Program is an extension of Page Program which is executed for a single plane with 528 byte page registers. Since the device is equipped with eight memory planes, activating the four sets of 528 byte page registers into plane 0~3 or plane 4~7 enables a simultaneous programming of four pages. Partial activation of four planes is also permitted. After writing the first set of data up to 528 byte into the selected page register, Dummy Page Program command (11h) instead of actual Page Program (10h) is inputted to finish data-loading of the current plane and move to the next plane. Since no programming process is involved, R/B remains in Busy state for a short period of time(tDBSY). Read Status command (standard 70h or alternate 71h) may be issued to find out when the device returns to Ready state by polling the Ready/Busy status bit(I/O 6). Then the next set of data for one of the other planes is inputted with the same command and address sequences. After inputting data for the last plane, actual True Page Program (10h) instead of dummy Page Program command (11h) must be followed to start the programming process. The operation of R/B and Read Status is the same as that of Page Program. Since maximum four pages are programmed simultaneously, pass/fail status is available for each page when the program operation completes. The extended status bits (I/O1 through I/O 4) are checked by inputting the Read Multi-Plane Status Register. Status bit of I/O 0 is set to "1" when any of the pages fails. Multi-Plane page Program with "01h" pointer is not supported, thus prohibited.
Figure 15. Four-Plane Page Program
R/B I/O0~7 tDBSY tDBSY tDBSY tPROG
80h
Address & Address & 11h 80h Data Input Data Input A0 ~ A7 & A9 ~ A26 A25: K9S1208V0X A26: K9D1G08V0X 528 Byte Data 11h 80h
11h
80h
Address & Data Input
11h
80h
Address & Data Input
10h
71h
80h
Data input
Plane 0 (1024 Block)
11h
80h
11h
80h
10h
Plane 1 (1024 Block)
Plane 2 (1024 Block)
Plane 3 (1024 Block)
Block 0 Block 4
Block 1 Block 5
Block 2 Block 6
Block 3 Block 7
Block 4088 Block 4092
Block 4089 Block 4093
Block 4090 Block 4094
Block 4091 Block 4095
30
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
SmartMediaTM
RESTRICTION IN ADDRESSING WITH PLANE-PLANE PAGE PROGRAM
While any block in each plane may be addressable for Multi-Plane Page Program, the four least significant addresses(A9-A13) for the selected pages at one operation must be the same. Figure 15 shows an example where 2nd page of each addressed block is selected for four planes. However, any arbitrary sequence is allowed in addressing multiple planes as shown in Figure16.
Figure 16. Multi-Plane Program & Read Status Operation
Plane 0 (1024 Block) Plane 1 (1024 Block) Plane 2 (1024 Block) Plane 3 (1024 Block)
Block 0 Page 0 Page 1
Block 1 Page 0 Page 1
Block 2 Page 0 Page 1
Block 3 Page 0 Page 1
Page 30 Page 31
Page 30 Page 31
Page 30 Page 31
Page 30 Page 31
Figure 17. Addressing Multiple Planes
80h Plane 2 11h 80h Plane 0 11h 80h Plane3 11h 80h Plane 1 10h
Figure 18. Multi-Plane Page Program & Read Status Operation
tPROG R/B I/O0~7
Last Plane input
80h
Address & Data Input A0 ~ A7 & A9 ~ A26 528 Byte Data
10h A25: K9S1208V0X A26: K9D1G08V0X
71h
I/O
Pass
Fail
The 15h command may be used as actual Page Program with 10h command. The pass/fail status data with 15h command are accumulated until the programming with 10h command as shown in Figure 18. Note that program with 10h command should be executed for the last pages of each four multi-plane blocks. Figure 18 shows an example when the 2nd page of plane 1 fails during multi-plane page program and fail status("1") sets.
Figure 19. Multi-Plane Page Program Using 15h Command
Read Status Register Data by 71h Command Plane 0 1st Page 2nd Page Block N 31th Page 32nd Page
80h 11h 80h 11h 80h 11h 80h 15h 80h 11h 80h
Plane 1
11h 80h
Plane 2
11h 80h
Plane 3
15h
I/O 0 I/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 I/O 7 0 1 0 0 0 1 0 0 0 0 X X 1 1 0 0
80h
11h
80h
11h
80h
11h
80h
15h
"Fail"
1 1
0 0
1 1
0 0
0 0
X X
1 1
0 0
80h
11h
80h
11h
80h
11h
80h
10h
1st Page Block N+1
80h
11h
80h
11h
80h
11h
80h
15h
0
0
0
0
0
X
1
0
- Please refer to "Read Status Register Definition" of Table 2 on page 29. - X means "don' cared". t
31
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
MULTI-PLANE BLOCK ERASE INTO PLANE 0~3 OR PLANE 4~7
SmartMediaTM
Basic concept of Multi-Plane Block Erase operation is identical to that of Multi-Plane Page Program. Up to four blocks, one from each plane can be simultaneously erased. Standard Block Erase command sequences (Block Erase Setup command followed by three address cycles) may be repeated up to four times for erasing up to four blocks. Only one block should be selected from each plane. The Erase Confirm command initiates the actual erasing process. The completion is detected by analyzing R/B pin or Ready/Busy status (I/O 6). Upon the erase completion, pass/fail status of each block is examined by reading extended pass/fail status (I/O 1 through I/O 4).
Figure 20. Four Block Erase Operation
R/B I/O0~7
Address (3 Cycle) 60h Address (3 Cycle) 60h Address (3 Cycle) 60h Address (3 Cycle) D0h
tBERS
71h I/O Pass
60h
A0 ~ A7 & A9 ~ A26
A25: K9S1208V0X A26: K9D1G08V0X
Fail
READ STATUS
The device contains a Status Register which may be read to find out whether program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs the content of the Status Register to the I/O pins on the falling edge of CE or RE, whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when R/B pins are common-wired. RE or CE does not need to be toggled for updated status. Refer to Table 3 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read mode, a read command(00h or 50h) should be given before the sequential read cycle. For Read Status of Multi Plane Program/Erase, the Read Multi-Plane Status command(71h) should be used to find out whether multiplane program or erase operation is completed, and whether the program or erase operation is completed successfully. The pass/fail status data must be checked only in the Ready condition after the completion of Multi-Plane program or erase operation.
Table3. Read Status Register Definition
I/O No. I/O 0 I/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 I/O 7 Status Total Pass/Fail Plane 0 Pass/Fail Plane 1 Pass/Fail Plane 2 Pass/Fail Plane 3 Pass/Fail Reserved Device Operation Write Protect Definition by 70h Command Pass : "0" Must be don' -cared t Must be don' -cared t Must be don' -cared t Must be don' -cared t Must be don' -cared t Busy : "0" Protected : "0" Ready : "1" Not Protected : "1" Fail : "1" Definition by 71h Command Pass : "0"(1) Pass : "0" Pass : "0"
(2) (2)
Fail : "1" Fail : "1" Fail : "1" Fail : "1" Fail : "1"
Pass : "0"(2) Pass : "0"
(2)
Must be don' t-cared Busy : "0" Protected : "0" Ready : "1" Not Protected : "1"
NOTE : 1. I/O 0 describes combined Pass/Fail condition for all planes. If any of the selected multiple pages/blocks fails in Program/
Erase operation, it sets "Fail" flag. 2. The pass/fail status applies only to the corresponding plane.
32
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
READ ID
SmartMediaTM
The device contains a product identification mode, initiated by writing 90h and 91h to the command register, followed by an address input of 00h. Two read cycles with 90h sequentially output the manufacture code(ECh), the device code (K9S1208V0X:76h, K9D1G08V0X:79h), the UniqueID code(A5h) and the multi plane code(C0h) respectively. The command register remains in Read ID mode until further commands are issued to it. Figure 21 shows the operation sequence.
Figure 21. Read ID Operation
tCLR CLE tCEA CE WE tAR ALE tWHR RE tREA I/O0~7
90h 00h Address. 1cycle ECh Maker code 79h A5h C0h UniqueID code Device code Multi Plane code
K9S1208V0X : 76h K9D1G08V0X : 79h
33
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
RESET
SmartMediaTM
The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0h when WP is high. Refer to Table 4 for device status after reset operation. If the device is already in reset state a new reset command will not be accepted by the command register. The R/B pin transitions to low for tRST after the Reset command is written. Reset command is not necessary for normal operation. Refer to Figure 23 below.
Figure 23. RESET Operation
tRST R/B I/O0~7
FFh
Table4. Device Status
After Power-up Operation Mode Read 1 After Reset Waiting for next command
34
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
READY/BUSY
SmartMediaTM
The device has a R/B output that provides a hardware method of indicating the completion of a page program, erase and random read operations. The R/B pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more R/B outputs to be Or-tied. Because pull-up resistor value is related to tr(R/B) and current drain during busy(ibusy) , an appropriate value can be obtained with the following reference chart(Fig 24). Its value can be determined by the following guidance.
Rp VCC
ibusy
Ready Vcc R/B open drain output 0.8V Busy 2.0V
tf GND Device
tr
Figure 24. Rp vs tr ,tf & Rp vs ibusy
@ Vcc = 3.3V, Ta = 25C , CL = 100pF
3.3 381
tr,tf [s]
1.65
200n tr 100n
96 4.2
189
1.1 0.825
2m 1m
tf
4.2
4.2
4.2
1K
2K
3K Rp(ohm)
4K
Rp value guidance
Rp(min) = VCC(Max.) - VOL(Max.) IOL + IL = 3.2V 8mA + IL
where IL is the sum of the input currents of all devices tied to the R/B pin. Rp(max) is determined by maximum permissible limit of tr
35
Ibusy [A]
300n
Ibusy
290
3m
K9D1G08V0M/A-SSB0 K9S1208V0M/A-SSB0
DATA PROTECTION
SmartMediaTM
The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever Vcc is below about 2V. WP pin provides hardware protection and is recommended to be kept at VIL during power-up and power-down as shown in Figure 25. The two step command sequence for program/erase provides additional software protection.
Figure 25. AC Waveforms for Power Transition
~ 2.5V
~ 2.5V
VCC High
WP
WE
1s
36
SmartMedia Dimensions
DIMENSIONS
22 PAD SOLID STATE FLOPPY DISK CARD (3.3V) SOLID STATE PRODUCT OUTLINE
SmartMediaTM
Unit:mm
37.00.1 5.00.2
0.150.05
Index Label Area 10.00.2 Write Protect Area
40.00.1 45.00.1 27.5 22.1(Max)
4.5(Min)
0.5mm Chamfer 4.2(Min) (3.3V Card)
0 5.
1.50.1 27.0
0.760.08
2.140 TYP 0.400 TYP
12 8.650 7.900 6.500
12.700
10.160
7.620
5.080
2.540
0.000
22
I/O4
I/O5
I/O6
I/O7
GND
R/B
RE
CE
LVD
vcc
vcc
0.000
CLE
I/O3
I/O2
I/O1
I/O0
ALE
11 10.160
vSS
vSS
WP
2.540
WE
6.500 7.900 8.650 1 12.700
0.000
5.080
7.620
37

▲Up To Search▲

Price & Availability of K9D1G08V0MA-SSB0

	To Download K9D1G08V0MA-SSB0 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .